CHIPIX65 demonstrator summary /1 Goals : − development of an innovative CHIP for a PIXel detector at extreme rates and radiation HL-LHC conditions using a CMOS 65 nm technology for the first time in HEP community − an efficient propagation across INFN of CMOS 65 nm technology (Bari, Lecce, Milano, Padova, Pavia, Perugia, Pisa and Torino groups) − close synergy with the CERN RD53 international collaboration Designed to be compliant with the expected requirements of HL-LHC pixel detectors : − 40 MHz bunch crossing frequency − 50 µm × 50 µm pixel size, large chips ∼ 2 cm × 2 cm − up to 200 event pile-up, 3 GHz/cm 2 hit rate, 75 kHz/pixel particle rate − 1 MHz trigger rate, 12.5 µs trigger latency − low power consumption < 0.55 W/cm 2 , 10 µW/pixel − hit efficiency > 99% at 3 GHz/cm 2 pacher@to.infn.it TWEPP 2017 1 / 25 Synchronous front-end architecture Torino INFN design group [JINST 11(2016), C03013] − telescopic-cascode CSA with Krummenacher feedback for linear Time-over-Threshold (ToT) charge encoding − synchronous hit discriminator with track-and-latch voltage comparator − threshold trimming by means of autozeroing using capacitors − 40 MHz 4-bit ToT or 5-bit fast ToT counting with latch turned into a local oscillator (100-900 MHz) − efficient self-calibrations can be performed according to online machine operations − successfully tested (also after irradiation) using dedicated mini@sic small-prototypes pacher@to.infn.it TWEPP 2017 4 / 25
Asynchronous front-end architecture
Bergamo/Pavia INFN design group [JINST 11(2016) , C02049] − folded-cascode CSA with Krummenacher feedback − fast current comparator − threshold trimming by means of 4-bit local DAC − effective 80 MHz 5-bit dual-edge ToT counting at 40 MHz − successfully tested (also after irradiation) using dedicated mini@sic small-prototypes − average threshold value measured as a function of the relative delay between the charge-injection pulse and the clock strobing the latch (nominal BX clock from FPGA reduced from 40 MHz to 20 MHz) − simplified analytical model assumed for CSA output waveform:
− preamplifier analog output partially reconstructed from fit, good agreement between fit parameters and electrical settings 
